Academic Resource
Aptitude
Data Interpretation
Verbal Reasoning
Non Verbal Reasoning
Verbal Ability
Programming
General Knowledge
Puzzle
Engineering
Computer Engineering
Electronics and Communication
Electrical Engineering
Mechanical Engineering
Civil Engineering
Biotechnology
Architecture & Planning
Online Test
Aptitude Test
Data Interpretation Test
Verbal Reasoning Test
Non Verbal Reasoning Test
Verbal Ability Test
Exams
More
Full Forms
Home
»
Digital Circuits
»
Digital circuits miscellaneous
» Question
Digital circuits miscellaneous
Easy Questions
Moderate Questions
Difficult Questions
Digital Circuits
Digital circuits miscellaneous
The following arrangement of master-slave flip flopshas the initial state of P, Q as 0, 1 respectively.
Clock After three clock cycles, the output state P, Q respectively are
1,0
1,1
0,0
0,1
Correct Option:
A
NA
Previous Question
Next Question
Your comments will be displayed only after manual approval.
Post your Comment
