Academic Resource
Aptitude
Data Interpretation
Verbal Reasoning
Non Verbal Reasoning
Verbal Ability
Programming
General Knowledge
Puzzle
Engineering
Computer Engineering
Electronics and Communication
Electrical Engineering
Mechanical Engineering
Civil Engineering
Biotechnology
Architecture & Planning
Online Test
Aptitude Test
Data Interpretation Test
Verbal Reasoning Test
Non Verbal Reasoning Test
Verbal Ability Test
Exams
More
Full Forms
Home
»
Digital Circuits
»
Digital circuits miscellaneous
» Question
Digital circuits miscellaneous
Easy Questions
Moderate Questions
Difficult Questions
Digital Circuits
Digital circuits miscellaneous
The output Q
n
of a J-K flip-flop is zero. It change to 1 when a clock pulse is applied. The input J
n
and K
n
are respectively
1 and X
0 and X
X and 0
X and 1
Correct Option:
A
NA
Previous Question
Next Question
Your comments will be displayed only after manual approval.
Post your Comment
