Academic Resource
Aptitude
Data Interpretation
Verbal Reasoning
Non Verbal Reasoning
Verbal Ability
Programming
General Knowledge
Puzzle
Engineering
Computer Engineering
Electronics and Communication
Electrical Engineering
Mechanical Engineering
Civil Engineering
Biotechnology
Architecture & Planning
Online Test
Aptitude Test
Data Interpretation Test
Verbal Reasoning Test
Non Verbal Reasoning Test
Verbal Ability Test
Exams
More
Full Forms
Home
»
Digital Circuits
»
Digital circuits miscellaneous
» Question
Digital circuits miscellaneous
Easy Questions
Moderate Questions
Difficult Questions
Digital Circuits
Digital circuits miscellaneous
The Q output of a J– K flip-flop is ‘1’. The output does not change when a clock-pulse is applied.The inputs J and K will be respectively (X-denotes don’t care state)
0 and X
X and 0
1 and 0
0 and 1.
Correct Option:
B
NA
Previous Question
Next Question
Your comments will be displayed only after manual approval.
Post your Comment
