Academic Resource
Aptitude
Data Interpretation
Verbal Reasoning
Non Verbal Reasoning
Verbal Ability
Programming
General Knowledge
Puzzle
Engineering
Computer Engineering
Electronics and Communication
Electrical Engineering
Mechanical Engineering
Civil Engineering
Biotechnology
Architecture & Planning
Online Test
Aptitude Test
Data Interpretation Test
Verbal Reasoning Test
Non Verbal Reasoning Test
Verbal Ability Test
Exams
More
Full Forms
Home
»
Digital Circuits
»
Digital circuits miscellaneous
» Question
Digital circuits miscellaneous
Easy Questions
Moderate Questions
Difficult Questions
Digital Circuits
Digital circuits miscellaneous
The state transition given below is realized by a clocked JK FF.
State
Transition
Q
n
Q
n+1
0
0
0
1
1
0
1
1
The JK input to realize the transition is
J
K
0
φ
1
φ
φ
1
φ
0
J
K
φ
0
φ
1
1
φ
0
φ
J
K
0
φ
φ
0
φ
1
1
φ
J
K
1
φ
φ
0
0
φ
φ
1
Correct Option:
A
Previous Question
Next Question
Your comments will be displayed only after manual approval.
Post your Comment
