A TTL NOT gate circuit is shown below. Assuming VBE = 0·7

Home » Physical Electronics Devices and ICs » Physical electronics devices and ics miscellaneous » Question

A TTL NOT gate circuit is shown below. Assuming V_BE = 0·7 V of both the transistors, if V_i = 3 V, then the states of the two transistors will be—

1. Q₁ ON and Q₂ OFF
2. Q₁ reverse ON and Q₂ OFF
3. Q₁ reverse ON and Q₂ ON
4. Q₁ OFF and Q₂ reverse ON

Correct Option: C

NA