Home » Physical Electronics Devices and ICs » Physical electronics devices and ics miscellaneous » Question

Physical electronics devices and ics miscellaneous

Physical Electronics Devices and ICs

  1. VP is the pinch-off voltage for VGS = 0 in an FET. When the gate is reverse biased by VG S the pinch-off voltage—
    1. Will be less than V
    2. Will be more than V
    3. Will be the same as V
    4. Does not depend on V
Correct Option: A

Will be less than VPO, because when gate is reverse biased deplection width increases, which decreases the pinch-off voltage.



Your comments will be displayed only after manual approval.